MATADOR: Automated System-on-Chip Tsetlin Machine Design Generation for Edge Applications

arXiv:2403.10538v1 Announce Type: cross
Abstract: System-on-Chip Field-Programmable Gate Arrays (SoC-FPGAs) offer significant throughput gains for machine learning (ML) edge inference applications via the design of co-processor accelerator systems. However, the design effort for training and translating ML models into SoC-FPGA solutions can be substantial and requires specialist knowledge aware trade-offs between model performance, power consumption, latency and resource utilization. Contrary to other ML algorithms, Tsetlin Machine (TM) performs classification by forming logic proposition between boolean actions from the Tsetlin Automata …

abstract accelerator applications arrays arxiv automated chip cs.ai cs.ar cs.lg design edge fpga fpgas gate however inference knowledge machine machine learning ml models processor soc solutions specialist system-on-chip systems trade training type via