Feb. 6, 2024, 5:45 a.m. | Patrick Odagiu Zhiqiang Que Javier Duarte Johannes Haller Gregor Kasieczka Artur Lobanov Vladimir Lonc

cs.LG updates on arXiv.org arxiv.org

We study various machine learning based algorithms for performing accurate jet flavor classification on field-programmable gate arrays and demonstrate how latency and resource consumption scale with the input size and choice of algorithm. These architectures provide an initial design for models that could be used for tagging at the CERN LHC during its high-luminosity phase. The high-luminosity upgrade will lead to a five-fold increase in its instantaneous luminosity for proton-proton collisions and, in turn, higher data volume and complexity, such …

algorithm algorithms architectures arrays classification consumption cs.lg design fpgas gate hep-ex latency machine machine learning physics.ins-det scale study tagging

Data Architect

@ University of Texas at Austin | Austin, TX

Data ETL Engineer

@ University of Texas at Austin | Austin, TX

Lead GNSS Data Scientist

@ Lurra Systems | Melbourne

Senior Machine Learning Engineer (MLOps)

@ Promaton | Remote, Europe

Tableau/PowerBI Developer (A.Con)

@ KPMG India | Bengaluru, Karnataka, India

Software Engineer, Backend - Data Platform (Big Data Infra)

@ Benchling | San Francisco, CA